
MC-01-450



February 22, 2002,

Commissioner of Patents and Trademarks Washington, D.C. 20231

Fr: George O. Saile, Reg. No. 19,572 20 McIntosh Drive Poughkeepsie, N.Y. 12603 RECEIVED
HAR 12 2002
C 2800 MAIL ROOM

Subject:

Serial No. 10/042,074 01/08/02

Dun-Nian Yaung et al.

GRID METAL DESIGN FOR LARGE DENSITY CMOS IMAGE SENSOR

Grp. Art Unit: 2825

## INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

## CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner of Patents and Trademarks, Washington, D.C. 20231, on February 27, 2002.

Stephen B. Ackerman, Reg.# 37761

Signature/Date Stephen B. ackerns 2/21/62

## TSMC-01-450

- U.S. Patent 5,278,105 to Eden et al., "Semiconductor Device with Dummy Features in Active Layers," discloses a method in which dummy features are introduced to increase the percentage of material remaining after etch and thereby to reduce the loading affect.
- U.S. Patent 5,798,298 to Yang et al., "Method of Automatically Generating Dummy Metals for Multilevel Interconnection," discloses using dummy metal shaped in blocks to prevent the loading affect during etching for multilevel interconnection.
- U.S. Patent 5,915,201 to Chang et al., "Trench Surrounded Metal Pattern," discusses dummy metal areas with sizes similar to the functional metal lines distributed among the functional lines reducing the loading affect.
- U.S. Patent 5,926,733 to Heo, "Metal Layer Patterns of a Semiconductor Device and a Method for Forming the Same," discusses using dummy metal patterns to reduce loading affects.
- U.S. Patent 6,180,448 to Lee, "Semiconductor Memory Device Having a Capacitor Over Bitline Structure and Method for Manufacturing the Same," discusses using dummy storage electrodes to alleviate the loading affect.

Sincerely,

Stephen B. Ackerman, Reg. #37761

Form PTO	-1449	)							Doctor( Number (Openner)		Application Number	<del></del>	
- INFC	)RMA	TI(	ИС	DI	ISC	LOSUF	RE C	HOITATIC	TSMC-01-9	-50	10/042	,070	$\varphi$
		IN.	AN	A	PP	LICATI	ОИ			an Y	rung e	td.	
(Use several sheets if necessary)									01/08/0	2	2825		
	ŀ					<del></del>		U. S. PATE	NT DOCUMENTS	<del></del>			
REMILER JAITHE	000	DUE	ואפ	HU4	ABER	DATE			HAME	CLASS	#USCLARE	FLUN F APPS	DATE
	5	2 -	78	1	0	5/1/	94	Eden é	et al.	437	250	8/19	192
INE S	15	7 9	18	د	9	8 8/25/	198	Yana	+ 1	438	M	2/9	1.
AR 0 7 2002 F	35	ı	1		0		1	Ch	+ 1			47	196
			7		П	3 7/20/	1	Hans	el al.	438		10/3	1
T& TRADENARY	1.1	- 1	1	1	1 1	,	_			438		4/2	<u>-/ 97</u>
	6	1 8	0	4	4	8 1/30/	01	Lee	· · · · · · · · · · · · · · · · · · ·	438	253	9/1	7/99
	+-	-		_	$\vdash$			··		<u> </u>	-		
<del></del>	+-+	-	-	_	$  \cdot  $	-		<del></del> .					
<del>-</del>		_	-	_	$\left  \cdot \right $	<u> </u>		·					
		_							•				
						ŀ					3		
	1,,,,1,			-	LL		F	OREIGN PAT	TENT DOCUMENTS	<u> </u>		l	
	DOCU	DOCUMENT NUMBER			DATE		COUR		cuss	SUBCLASS	Translation		
				T.		( Ta					1	YES	1 100
· · · · · · · · · · · · · · · · · · ·				+	1		+				-		
<del></del>		H	$\dashv$	$\dashv$	+			······································			-		
		$\left\{ -\right\}$	-	$\dashv$	- -	<del> </del>	_		·				
			-	_	_	· .	_ -						
		ŀ											
<del></del>	<del></del>				-	·	C	THER DOCU	MENTS (Including Aut	nor, Title, C	alo, Portinorx P	agos, Elc.	.)
ì													
												-	
										······			
									· · · · · · · · · · · · · · · · · · ·		<del></del>		:
·						<del></del>	····	<del></del>					
								<del></del>					
···													
EXAMPLER									DATE CONNIDERED				
				•				1					